Csci 2121 Computer Organization And Assembly Language Lab

Csci 2121 Computer Organization And Assembly Language Laboratory No

This assignment involves understanding and implementing key Verilog concepts necessary for designing a CPU with shared busses, tri-state buffers, and other components for a simplified computer architecture. The project is divided into multiple parts, including the implementation of a ALU, memory modules, memory controller, and a CPU, all of which must be interconnected correctly to simulate proper operation.

Students are instructed to prepare their Verilog files (shift.sv and vending.sv), organize them into a folder, compress into a ZIP file, and submit via Brightspace before the deadline. The core learning focus is on understanding shared busses, tri-state buffers, combinational vs. sequential logic with Verilog's always blocks, 2D register arrays, and module interconnections to build a functioning CPU capable of executing load, store, add, and subtract instructions based on the control signals and instruction decoding.

Throughout the assignment, emphasis is placed on avoiding bus collisions via tri-state buffers and proper control signal management, as well as comprehension of how to model memory and control logic in Verilog for hardware synthesis and simulation.

Paper For Above instruction

The design of a simplified CPU in Verilog requires a solid grasp of fundamental hardware description concepts such as shared busses, tri-state buffers, and combinational versus sequential logic. These concepts underpin the construction of the CPU's data path and control logic, making their proper implementation critical for correct operation.

Shared Busses and Tri-State Buffers

The shared bus is a crucial element in CPU architecture, allowing multiple registers or functional units to communicate over a common connection. In Verilog, this is modeled using inout wires, which can function as both input and output depending on control signals. The key challenge is preventing bus collisions, which occur when multiple components drive the bus simultaneously, resulting in undefined or 'X' states. To mitigate this, tri-state buffers are employed. These buffers act as switches controlled by enable signals; when activated, they connect their data outputs to the bus, and when deactivated, they disconnect, putting the wire into a high-impedance state ('Z').

Implementing tri-state buffers in Verilog often involves using ternary operators that select either the data output or high-impedance state based on the control signal. Proper control of these buffers ensures that only one component drives the bus at any given time, maintaining data integrity throughout the operation.

Modeling Memory and Data Transfer

Memory modules are modeled as 2D register arrays, supporting read and write operations controlled by enable signals. When enabled, the memory either outputs data at a specified address to the bus or writes data from the bus into the specified address. A language-syntax example for memory size is 'reg [31:0] mem [0:65535];', which creates a 64K-word memory, each word 32 bits wide.

The memory controller acts as an intermediary, managing data transfers between the CPU and memory modules via shared busses. It employs control signals and internal registers to coordinate these operations, ensuring synchronization and preventing bus conflicts.

Constructing the ALU

The ALU is a combinational circuit executing operations like addition, subtraction, and logical functions. It receives operands from registers or memory, performs the specified computation, and outputs the result onto the bus. Control signals determine the specific operation, and sequential elements such as registers store operands and results, synchronized by clock pulses. Proper implementation necessitates precise control of enable signals, ensuring data flows correctly through the data path.

Designing the Memory Module

The memory module integrates shared data bus interfacing, control signals (read, enable, address), and a sizeable register array. The design manages read/write operations based on control signals and ensures that the correct data is presented on the bus or written into memory at appropriate times. The syntax involves defining a 2D array with register size specifications and managing access logic in always blocks.

Implementing the Memory Controller

The memory controller mediates between the CPU's control signals and the memory module, coordinating data read/write operations without conflict. It maintains internal registers for addresses and data, outputs to the shared bus, and responds to control signals for correct data transfer. Its implementation involves careful wiring of control signals, inout busses, and logic to prevent multiple components from driving the bus simultaneously.

The SRC CPU

The most complex part of the project is designing the CPU, which encapsulates program counter (PC), instruction register (IR), general-purpose registers, and control logic. The CPU fetches instructions from memory, decodes them to determine the operation (load, store, add, subtract), and executes them through a control state machine. It also provides an interface for external components to query register states and operational results.

Implementing the CPU requires assembling the different components, defining a finite state machine for instruction execution, and handling instruction-specific control signals. The control logic dictates the sequence of register loads, ALU operations, memory access, and updating program counter, following a concrete Register Transfer Notation (RTN) model. These steps are orchestrated to execute instructions correctly and efficiently.

Conclusion

This assignment emphasizes integrating various hardware description concepts in Verilog to produce a functional CPU simulation. Critical points include preventing bus collisions via tri-state buffers, designing memory and control logic, and implementing a control state machine for instruction execution. Mastery of these elements is fundamental in digital design and computer architecture, translating theoretical understanding into practical Verilog modeling skills.

References

• Brown, S., & Vranesic, Z. (2009). Fundamentals of Digital Logic with Verilog Design. McGraw-Hill Education.
• Stallings, W. (2015). Computer Organization and Architecture (10th Edition). Pearson.
• Harrison, P. (2004). Digital Logic Design. Cengage Learning.
• Schmidt, B., & Woelker, R. (2012). Digital Design and Computer Architecture. Springer.
• Gajski, D. D., & Liao, H. (1994). Principles of Digital Design. Prentice Hall.
• McClellan, J. H., & Vartabedian, R. (2020). Digital System Design Using Verilog. CRC Press.
• Roman, M. (2014). Digital Logic Design. Pearson Education.
• IEEE Standard for Verilog Hardware Description Language (IEEE 1364-2005).
• Peterson, J. L., & Larrabee, T. (2000). Formal Verification of Digital Systems. Kluwer Academic Publishers.
• Momcilovic, S., & Zumer, M. (2018). Efficient Memory Design for FPGA-Based Systems. Journal of Signal Processing Systems.